I'm actively involved in teaching and research on VLSI Signal Processing. I have industrial experience on FPGA based system design for 3 years. I was actively involved in Indian Govt. Research agency's(SAMEER, Chennai, NARL, Hyderabad and SAMEER Mumbai.) projects such as CDMA Integrated board, Digital Receiver.
DT & Audit (Exam Oriented Fastrack Batch) - For May 26 Exams and onwards Full English
IDT LIVE Exam Oriented Batch | May 2026, Sept 2026 & Jan 2027